

Input Queue 3201

Port	R/W	Address	Data
3	R	1000	
4	W	4000	10....1
3	W	1000	111....0
3	R	2000	
		⋮	

Output Queue 3202

Valid	Port	Data
1	3	11....0
0		
0		
1	3	101....1
	⋮	

Fig 32




Fig 33




Fig 34




Fig 35





Fig 36

Line Driver 3700



Variable Driver

$$\begin{cases} RD^+ \wedge \overline{DataIn} = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$$

Fig 37A








Fig 37B








Fig 40




Fig 41




Fig 42A

$V_{N-1}, V_N = [0,0]$




Fig 42B

$$[V_{N-1}, V_N] = [1, 1]$$





Fig 42c

LD = 1, iHF = 0, iPTR = "0010000000"

4301


Half line



SYNC. Mark

4302

Half line




LD = 1, iHF = 1, iPTR = "0000000100"

SYNC. Mark

Fig. 43

Source: *ARM Architecture Reference Manual*, Volume 1, *Architecture*, Section 4.3.1, *Instruction Format*, Figure 4-10, *Instruction Format*



LD = 1, iHF = 0, iPTR = "001000000"

LD = 1, iHF = 1, iPTR = "000000100"

Fig 44




Fig 45




Fig 46




Fig 47A




Fig 47B




Fig 48A




Fig 48B




Fig. 49A




Fig 49B